

**AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Currently Amended) A method of manufacturing semiconductor devices, comprising:

forming element isolation regions in a semiconductor substrate;

forming a gate insulation film in an element region surrounded by said element isolation regions;

forming an impurity doped metal silicide film on said gate insulation film;

irradiating ~~energy~~ primarily visible light beams to heat said silicide film so that a doped impurity of said silicide film is diffused to control a work function of said silicide film;

forming a gate electrode film by patterning said silicide film; and

forming source and drain regions by doping an impurity into said element region by using at least said gate electrode film as a mask.

2. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 1, further comprising[[:]]:

forming extension regions by doping an impurity into a region surrounding said element region by using said gate electrode film as a mask, wherein said forming of said extension regions is carried out between said forming of said gate electrode film and said forming of said source and drain regions; and

forming a sidewall insulation film on a sidewall of said gate insulation film.

3. (Original) A method of manufacturing semiconductor devices, comprising:

forming element isolation regions in a semiconductor substrate;

forming a dummy gate insulation film in an element region surrounded by said element isolation regions;

forming a dummy gate electrode film on said dummy gate insulation film;

patterning said dummy gate electrode film to form a dummy gate electrode;

doping an impurity to form extension regions surrounding said element region by using said dummy gate electrode as a mask;

forming a sidewall insulation film on a side surface of said dummy gate electrode forming source and drain regions by doping an impurity into said element region by using said dummy gate electrode provided with said sidewall insulation as a mask;

covering said source and drain regions and said dummy gate with an interlayer insulation film;

making said interlayer insulation film substantially even to expose said dummy gate electrode;

eliminating said dummy gate electrode and said dummy gate insulation film to define a space;

forming a gate insulation film in said space on said semiconductor substrate;

forming an impurity doped metal silicide film on said gate insulation film; and

irradiating energy beams to heat said silicide film.

4. (Original) A method of manufacturing semiconductor devices according to Claim 1 wherein said impurity doped silicide film contains an impurity to provide said impurity doped silicide film with an electrically conductive type.

5. (Original) A method of manufacturing semiconductor devices according to Claim 3 wherein said impurity doped silicide film contains an impurity to provide said impurity doped silicide film with an electrically conductive type.

6. (Currently Amended) A method of manufacturing semiconductor devices, comprising:

forming element isolation regions in a semiconductor substrate;

forming first conductive type and second conductive type wells for making first conductive type and second conductive type metal insulator field effect transistor regions surrounded by said element isolation regions, respectively;

forming gate insulation films on said first conductive type and second conductive type metal insulator gate field effect transistor regions;

forming silicide films on said gate insulation films;

doping a first conductive type impurity into said silicide film on said first conductive type metal insulator gate field effect transistor region;

irradiating energy primarily visible light beams to heat said silicide film so that said first conductive type impurity is diffused to control a work function of said silicide film;

patterning said silicide films to form gate electrode films; and

doping first conductive type and second conductive type impurities into said first conductive type and second conductive type metal insulator gate field effect transistor regions to form source and drain regions by using at least said gate electrode films as a mask, respectively.

7. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 6, further comprising[[[:]]]:

forming extension regions by doping an impurity into a region surrounding said element region by using said gate electrode film as a mask, wherein said forming of said extension regions is carried out between said forming of said gate electrode film and said forming of said source and drain regions; and

forming a sidewall insulation film on a sidewall of said gate insulation film.

8. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 6, further comprising:

doping a second conductive type impurity into said silicide film of said second conductive type metal insulator gate field effect transistor region between said doping of said first conductive type impurity into said silicide film of said first conductive type metal insulator field effect transistor region and said irradiating of said ~~energy~~ visible light beams to heat said silicide film into which said second conductive type impurity is doped.

9. (Original) A method of manufacturing semiconductor devices comprising:

forming element isolation regions in a semiconductor substrate;

forming first conductive type and second conductive type well regions surrounded by said element isolation regions to make second conductive type and first conductive type metal insulator gate field effect transistor regions, respectively;

forming dummy gate insulation films in said first conductive type and second conductive type metal insulator gate field effect transistor regions;

forming dummy gate electrode films on said dummy gate insulation films;

patterning said dummy gate electrode films to make dummy gate electrodes;

doping first conductive type and second conductive type impurities into said first conductive type and second conductive type metal insulator field effect transistors, respectively, to form extension regions by using said dummy gate electrode as a mask;

forming a sidewall insulation film on a sidewall of said dummy gate electrode;

doping first conductive type and second conductive type impurities into said first conductive type and second conductive type metal insulator field effect transistors, respectively, to form source and drain regions by using said dummy gate electrode provided with said sidewall insulation film as a mask;

covering said source and drain regions and said dummy gate with an interlayer insulation film;

making said interlayer insulation film substantially even to expose said dummy gate electrode;

eliminating said dummy gate electrode and said dummy gate insulation films to define a space;

forming a gate insulation film in said space on said semiconductor substrate;

forming a silicide film on said gate insulation film;  
doping a first conductive type impurity into said silicide in said first conductive type metal insulator field effect transistor region; and  
irradiating energy beams to heat said silicide into which said first conductive type impurity is doped.

10. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 8, further comprising[[:]]:

doping a second conductive type impurity into said silicide film of said second conductive type metal insulator gate field effect transistor region between said doping of said first conductive type impurity into said silicide film of said first conductive type metal insulator gate field effect transistor region and said irradiating of said ~~energy~~ visible light beams to heat said silicide film into which said second conductive type impurity is doped.

11. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 1, further comprising[[:]]:

forming a metal or silicide layer on said source and drain regions after said forming of said source and drain is carried out.

12. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 3, further comprising[[:]]:

forming a metal or silicide layer on said source and drain regions after said forming of said source and drain is carried out.

13. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 6, further comprising[[:]]:

forming a metal or silicide layer on said source and drain regions after said forming of said source and drain is carried out.

14. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 9, further comprising[[:]]:

forming a metal or silicide layer on said source and drain regions after said forming of said source and drain is carried out.

15. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 1, wherein said ~~energy~~ visible light beams are incoherent light.

16. (Original) A method of manufacturing semiconductor devices according to Claim 3, wherein said energy beams are incoherent light.

17. (Currently Amended) A method of manufacturing semiconductor devices according to Claim 6, wherein said ~~energy~~ visible light beams are incoherent light.

18. (Original) A method of manufacturing semiconductor devices according to Claim 9, wherein said energy beams are incoherent light.

19. (Canceled)

20. (Previously Presented) A method of manufacturing semiconductor devices according to claim 16, wherein said incoherent light is in a substantially visible region.

21. (Canceled)

22. (Previously Presented) A method of manufacturing semiconductor devices according to claim 18, wherein said incoherent light is in a substantially visible region.